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Abstract-This paper presents a novel battery direct 
integration scheme for renewable energy systems. The idea is to 
replace ordinary capacitors of a three-level flying-capacitor 
inverter by three battery banks to alleviate power fluctuations in 
renewable generation. This approach eliminates the need for 
interfacing dc-dc converters and thus considerably improves the 
overall efficiency. However, the major problem with this 
approach is the uneven distribution of space vectors which is 
due to unavoidable unbalance in clamping voltages. A detailed 
analysis on the effects of this issue and a novel carrier based 
pulse width modulation method, which can generate undistorted 
currents even in the presence of unevenly distributed space 
vectors, are presented in this paper. A charge/discharge 
controller is also proposed for power sharing and state of charge 
balancing of battery banks. Simulation results are presented to 
verify the efficacy of the proposed system, modulation method 
and power sharing controller.   
 
Index Terms-Direct Integration of battery energy storage 
systems, energy storage interfacing, unbalanced operation of 
flying-capacitor three-level inverters. 
I. INTRODUCTION 
With the depletion of existing fossil fuel deposits, 
renewable resources such as solar, wind and biomass have 
been emerging as alternative energy sources.  However, the 
intermittent nature of these sources makes their grid 
integration and reliability improvement difficult.  Recently, 
micro-grids have been proposed to overcome this difficulty 
[1].  In order to make such systems dispatchable, renewable 
sources should supply the demand, at least for a limited 
period, irrespective of the fluctuations present in the primary 
source [2][3]. The most practical and effective manner in 
which these fluctuations can be suppressed is by using an 
energy storage system [4]-[6].  
Amongst all feasible energy storage technologies, battery 
systems can be regarded as the most developed and widely 
used energy storage device [7][8].  The other technologies 
such as flywheels, superconducting magnetic energy storage 
and supercapacitors are still in the development stage and 
require further investigations [9][10].  As a result, power 
quality enhancement using battery banks is actively pursued 
in the field of distributed generation as evident from literature 
[11]-[15]. 
When it comes to system integration, the simplest way of 
adding a battery energy storage system (BESS) is the direct 
connection to the dc-link of the grid side inverter. Even 
though this connection is simple, it suffers from several 
drawbacks such as large internal resistance, fixed current 
distribution governed by the internal resistance of the battery 
and limited control over the power flow. Effects of these 
issues can somewhat be reduced if an intermediate dc-dc 
converter is placed between the battery and the dc-link. But 
this dc-dc converter introduces additional cost and power 
losses and it’s low pass filter, comprising of an inductor and a 
capacitor, degrades the dynamic response. A 3-level 
bidirectional dc-dc converter has been proposed in [15] to 
reduce voltage stresses on switching devices and to improve 
the dynamic response with a reduced filter inductance. But it 
needs four switches and a flying-capacitor. Therefore, the 
interfacing dc-dc converter increases the system cost, power 
losses and complexity, even if an optimized design is used.  
Therefore, this paper presents a new direct integration 
scheme for battery energy storage systems using the grid side 
inverter. The proposed inverter is shown in Fig. 1 where 
conventional flying-capacitors are replaced by three battery 
banks. This approach eliminates the need for interfacing dc-
dc converters and thus it is free from aforementioned 
drawbacks. Furthermore, the full controllability over battery 
power flow is available in this topology.   
In the proposed system, battery voltage is reduced to a half 
of the dc-link voltage. This reduces the number of series-
connected batteries and hence reduces the effective internal 
resistance as well. As explained in the next section, further 
reduction of battery voltage is possible with the expense of 
increased blocking voltage of switching devices. 
Furthermore, the parallel operation of three battery banks 
increases the reliability. If one battery bank is failed the other 
two can continue operation. Even if two battery banks fail the 
last one can still continue operation at a reduced capacity. 
 
 
Fig. 1. Proposed battery-clamped three-level inverter. 
However, the major problem with this system is the 
unavoidable unbalance in battery voltages. Consequently, 
space vectors of the inverter system get distributed unevenly 
and hence conventional modulation methods are no longer 
applicable. As a solution to this problem, a novel carrier 
based pulse width modulation method is proposed in Section 
III. A charge/discharge controller is proposed in Section IV 
for power sharing and state of charge balancing of battery 
banks. Simulation results are presented in Section V to verify 
the efficacy of the proposed system, modulation method and 
power sharing controller. 
II. SPACE VECTOR DISTRIBUTION 
In conventional flying-capacitor three-level inverters, 
clamping voltages are assumed to be balanced [16], [20]. The 
term ‘balanced’ means that capacitor voltages are maintained 
at half of the dc-link voltage. Therefore, in a balanced system 
capacitor voltages deem to be equal. If an unbalance or a 
change in capacitor voltages occurs it can be corrected by 
charging or discharging relevant capacitors within a short 
period of time. Therefore, in most of the publications on 
flying-capacitor inverters, balanced clamping voltages are 
assumed. However, unbalanced-equal systems are also 
proposed in literature [18]. But, unbalanced-unequal systems 
have not yet been considered. 
 In the proposed system, clamping voltages are produced 
by batteries and hence unbalanced and unequal voltages are 
unavoidable. This happens due to two reasons. The first 
reason is the possible differences in states of charge of 
batteries. As shown in Fig. 2 terminal voltage of a battery 
varies with its state of charge. Therefore, if batteries are at 
different states of charge their voltages are not equal. 
Furthermore, battery terminal voltages can take different 
values due to aging. As a result, the proposed converter 
system is inherently unbalanced and unequal. However, as 
explained in Section IV, there is a possibility of equalizing 
battery voltage by charging or discharging them at different 
rates. But unlike in capacitor based systems this balancing 
takes a significant amount of time. Space vectors get 
distributed unevenly during this period and hence distortions 
occur in output currents. This large time constant is the 
second reason for the above mentioned unbalanced and 
unequal conditions.  
Based on the above analysis it can be concluded that the 
success of the proposed battery direct integration scheme 
heavily depends on the ability to produce desired outputs 
even under unbalanced and unequal battery voltage 
conditions. In order to achieve this objective, the effects of 
unbalanced and unequal voltages should properly be 
understood. Therefore, the aim of this section is to present an 
analysis on the effects of variable clamping voltages.  
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Fig.2. Terminal voltage variation of battery banks used in this study. 
 
The first step of this analysis is the definition of possible 
voltage levels in a battery-clamped three-level inverter. Line 
to ground voltage of each leg of this inverter can have 
maximum of four voltage levels. These four voltage levels, 
corresponding gate signals and switching states for the leg ‘a’ 
of the inverter are given in Table I. The other two legs also 
follow the same pattern. If the battery voltages are balanced 
the 2nd and 3rd voltage levels (VBa, and Vdc -VBa) become equal 
and hence the total number of discrete voltage levels is 
reduced to three (0, Vdc/2 and Vdc). In this particular situation, 
the switching states ‘1’ and ‘2’ produces the same line-to-
ground voltage, Vdc/2. Therefore, these two states are called 
redundant states. Under this balanced condition, the proposed 
system acts as a three-level inverter. The corresponding space 
vector diagram is shown in Fig. 3(a). Equations (1) to (4) are 
used in calculating coordinates of these vectors. 
Theoretically, if there are n numbers of voltage levels per leg, 
there are n3 numbers of total space vectors. Accordingly, this 
three level inverter has a total of 33 (27) vectors. But due to 
overlapping only 19 discrete vectors are visible in Fig. 3(a).  
 
TABLE I 
SWITCHING STATES AND LINE TO GROUND VOLTAGES 
 
Switching state (Sa) Gate signals (Ga1..Ga4) vag 
0 0011 0 
1 0101 VBa 
2 1010 Vdc -VBa 
3 1100 Vdc 
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If the battery voltages are selected to be one third of the dc-
link voltage each leg of the inverter can produce four voltage 
levels (0, Vdc/3, 2Vdc/3 and Vdc). Therefore, in this case, the 
same system operates as a four-level inverter with the space 
vector pattern shown in Fig. 3(b). Even though it should show 
43 (64) vectors only 37 are visible due to overlapping as in the 
previous case. In the proposed system battery voltages are 
assumed to be a half of the dc-link voltage. Therefore, a 
three-level inverter is expected with a space vector diagram 
as shown in Fig. 3(a). But owing to aforementioned reasons 
battery voltages can slightly deviate from their balanced 
operating condition. Consequently, overlapped space vectors 
in Fig. 3(a) get split and clusters of vectors are formed as 
shown Fig. 3(c). At this point the space vector distribution is 
totally uneven. Out of 64 possible vectors 63 are visible in 
this diagram. The missing one is overlapped at the origin.  If 
the battery voltage deviations are large the space vector 
distribution reaches the pattern shown in Fig. 3(b). 
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Fig. 3. Space vector distribution at different battery voltage conditions (a) VBa 
= VBb = VBc = Vdc/2, (b) VBa = VBb = VBc = Vdc/3, (c) VBa = 0.54Vdc, VBb = 
0.46Vdc, VBc = 0.38Vdc. 
III. PROPOSED MODULATION STRATEGY 
Modulation and control of flying-capacitor three-level 
inverters are comprehensively discussed in literature [16-22]. 
But all these publications are based on the assumption of 
balanced or unbalanced-equal clamping voltages. In order to 
validate this assumption they use certain techniques to 
balance capacitor voltages within a few milliseconds. 
Conventional carrier based pulse width modulation 
(CBPWM) methods or simplified space vector modulation 
(SVM) methods work well for such systems. But as explained 
in the previous section, voltage unbalance is an unavoidable 
phenomenon in the proposed system. Therefore, if 
conventional CBPWM or SVM methods are used the output 
currents get invariably distorted.  
In order to illustrate this fact a simulation was carried out 
and corresponding results are shown in Fig. 4. In this 
simulation, terminal voltage of the battery Ba was varied 
purposely from 200V to 400V while the other two are 
balanced at 300V as shown in Fig. 4(a). A simple CBPWM 
method with two symmetrical carriers was used as the 
modulation method. Fig. 4(b) shows the two carriers. 
Frequency of the carriers shown in Fig. 4(b) is reduced to 
1/20th for better illustration. Inverter output voltage of the a-
phase is shown in Fig. 4(c). This waveform shows some 
distortions at both ends where the unbalance is significant. 
These distortions are clearly visible in current waveforms 
shown in Fig. 4(d). This confirms the inability of 
conventional modulation methods to produce undistorted 
outputs under unbalanced conditions.  
As a solution to this problem, this paper proposes a novel 
CBPWM method. The proposed CBPWM method is 
summarized in the block diagram shown in Fig. 5. The two 
inputs of the modulator, i.e. magnitude Am and the angle θ of 
the reference voltage vector, are generated by the grid-side 
inverter controller [23]. The proposed modulator uses these 
inputs to calculate the corresponding phase voltage 
references. Equations (5) - (7) are used in these calculations. 
These phase voltage references are then converted into line-
to-ground voltages using (8) - (10). Once the line-to-ground 
references are calculated the next step is to implement the 
pulse width modulation. Only two symmetrical carriers, as 
shown in Fig. 4(b) are sufficient to implement CBPWM in a 
balanced system. But in the proposed system individual sets 
of carriers should be used for each leg due to dynamic 
changes in battery voltages. Furthermore, each set of carriers 
should consist of four carriers as shown in Fig. 5. Therefore, 
altogether there should be 12 different carriers required to 
implement the proposed CBPWM method. The need of four 
carriers in each PWM unit can be justified as follows.  
A given line-to-ground reference voltage can be 
synthesized by switching between two voltage levels. In the 
proposed system this can be implemented in two alternative 
ways. The first method uses the three voltage levels of 0, VBa, 
and Vdc. Similarly, in the second method the voltage levels 0, 
Vdc -VBa and Vdc are used. Since there are three voltage levels in 
each method two carriers are required in each case. As a 
result, each leg of the converter required four different carrier 
waveforms. Furthermore, amplitudes of these carriers should 
be varied according to the changes in battery voltages. 
Relevant mathematical equations are given in Table II. 
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Fig. 4. (a) Battery voltages and the dc-link voltage, (b) symmetrical carriers 
used in the conventional CBPWM method, (c) inverter output voltage of the 
a-phase, (d) output currents of the inverter. 
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Fig. 5. Block diagram of the proposed CBPWM method. 
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Fig. 6. (a) Battery voltages and the dc-link voltage, (b) modified carriers used 
in the proposed CBPWM method for leg a, (c) inverter output voltage of the 
a-phase, (d) output currents of the inverter. 
 
TABLE II 
AMPLITUDES OF MODIFIED CARRIERS 
Carrier amplitudes 
for the leg ‘a’ 
Carrier amplitudes 
for the leg ‘b’ 
Carrier amplitudes for 
the leg ‘c’ 
kpa1 2(1-VBa/Vdc) kpb1 2(1-VBb/Vdc) kpc1 2(1-VBc/Vdc) 
kna1 2VBa/Vdc knb1 2VBb/Vdc knc1 2VBc/Vdc 
kpa2 2VBa/Vdc kpb2 2VBb/Vdc kpc2 2VBc/Vdc 
kna2 2(1-VBa/Vdc) knb2 2(1-VBb/Vdc) knc2 2(1-VBc/Vdc) 
    
In order to test performance of the proposed CBPWM 
method under unbalanced situations the same voltage 
conditions were applied as shown in Fig. 6(a). Since the 
voltage of the battery Ba is changing, amplitudes of the 
carriers attached to the leg a are varied accordingly as shown 
in Fig. 6(b). The first line-to-ground voltage synthesizing 
method is used in this simulation. Therefore the other two 
carriers of the leg a are not shown here. Amplitudes of the 
carriers attached to the legs b and c are equal and hence they 
have the same shape as shown in Fig. 4(b). Inverter output 
voltage of the a-phase is shown in Fig. 6(c). Compared to the 
inverter output voltage waveform in the previous case, shape 
of this waveform seems to be undistorted even at the ends 
where the unbalance is significant. It can be verified by 
observing undistorted inverter current waveforms which are 
shown in Fig. 6(d). This confirms the ability of the proposed 
CMPWM method to produce undistorted output currents even 
under unbalanced conditions.  
 
IV. CHARGE/DISCHARGE CONTROL OF BATTERY BANKS 
Charge/discharge controller for the battery bank Ba 
attached to the leg ‘a’ of the inverter, is shown in Fig. 7(a). 
The same controller and the following analysis can equally be 
used for the other two phases as well. The controller output 
SSa selects the suitable line-to-ground voltage synthesizing 
method out of the two methods shown in Fig. 5. If SSa is 
permanently held at ‘0’ the battery Ba get discharged during 
the first half cycle and get charged in the second half cycle as 
shown in Fig. 7(b). Similarly, as shown in Fig. 7(c), the 
opposite happens when SSa is held permanently at ‘1’. 
Therefore, if SSa is fixed, average current flow through the 
battery is zero and hence state of charge of the battery will 
not get affected. This indicates that the controller output SSa 
should be changed at each and every half cycle to obtain an 
average charging or discharging current.  
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Fig. 7. (a) Charge/discharge controller block diagram, (b) battery current 
waveform IBa, when SSa is permanently tied to ‘0’, (c) variation of IBa, when 
SSa is permanently tied to ‘1’, (d), variation of IBa, when SSa is ‘0’ at the first 
half cycle and ‘1’ in the next, (e) variation of IBa, when SSa is ‘1’ at the first 
half cycle and ‘0’ in the next, (f) alternative use of (d) and (e) to obtain the 
desired charging or discharging battery current. 
In order to obtain an average discharging current SSa 
should be held at ‘0’ during the first half cycle and ‘1’ at the 
second half cycle. The resultant discharging current is shown 
in Fig. 7(d). Similarly, if  SSa is held at ‘1’ during the first 
half cycle and ‘0’ at the second half cycle, a net charging 
current can be obtained as shown in Fig. 7(e). These two 
settings would produce maximum rates of discharging and 
charging for the battery Ba respectively. An intermediate rate 
can be obtained by switching between the above two settings 
and the resultant battery current waveform is shown in Fig. 
7(f). This switching is achieved through PWM as shown in 
Fig. 7(a). The reference for the PWM is generated by the 
battery management system. Furthermore, in practice, high 
frequency current pulses shown in Fig. 7(f) should not reach 
the battery and thus low pass filters should be used.  
V. SIMULATION RESULTS 
The proposed direct integration scheme has been verified 
using computer simulations on MATLAB/SIMULINK 
platform for an RL load. System parameters of the simulation 
setup are given in Table III. Three step changes were applied 
for the input power as shown in Fig. 8(a), by the trace Pin, to 
test dynamic response of the system. Battery banks are 
supposed to absorb fluctuations present in the input power 
and maintain constant power output as shown in Fig. 8(a) by 
traces Pbattery and Pout respectively. According to terminal 
voltages shown in Fig. 8(b) battery Ba has the high state of 
charge and the battery Bc has the lowest state of charge. 
Therefore, when there is a surplus of input power battery Bc 
should be given the priority. Similarly, when there is a deficit 
of power the battery Ba should discharge first. The proposed 
controller achieves this objective as evident from the current 
and power graphs shown in Fig. 8(c) and 8(d) respectively.  
According to the input power variation, shown in Fig. 8(a), 
initially there is a surplus of power and hence it is absorbed 
by the battery Bc with a charging current shown in Fig. 8(c). 
Since the battery Bc is capable of absorbing the total amount 
of surplus power, the other two batteries are kept in the 
neutral mode. Then there is a deficit of power which is 
supplied by the battery Ba as shown in Fig. 8(c) by the 
discharging current. Here also the battery Ba is capable of 
supplying the total deficit and hence the other two batteries 
are kept in the neutral mode. If the deficit is too large and the 
battery Ba is unable to handle itself, the battery Bb is called 
for support. The battery Bc is the last one to call for support 
under a deficit since it has the lowest state of charge. Filtered 
inverter output voltage and current of the a-phase are 
presented in Fig. 8(e) and Fig. 8(f) respectively to show the 
ability of the proposed CBPWM method to produce desired 
outputs even under unbalanced conditions. 
TABLE III 
SYSTEM PARAMETERS OF THE SIMULATION SETUP 
Fundamental frequency f = 50Hz 
Inverter switching frequency fs = 5kHz 
Nominal battery voltage VBx = 300V 
DC-Link voltage Vdc = 600V 
Load resistance R = 8Ω 
Load inductance L = 1mH 
Capacitance of the dc-link capacitor C = 1000μF 
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Fig. 8. Simulation results (a) input power, output power and battery power, 
(b) battery voltages, (c) battery currents, (d) battery power, (e) filtered 
inverter output voltage of the a-phase, (f) inverter output current of the a-
phase. 
VI. CONCLUSION 
This paper has proposed a novel direct integration scheme 
for battery energy storage systems based on the flying-
capacitor three-level inverter topology. In the proposed 
scheme conventional flying-capacitors of a three-level 
capacitor-clamped inverter are replaced with three battery 
banks. Imminent imbalance of battery voltages is the major 
problem of this system. Effects of these imbalances are 
discussed in detail and a novel carrier based PWM method 
has been proposed to produce undistorted currents even in the 
presence of imbalances. Furthermore, a charge/discharge 
controller for battery banks is proposed. Simulation results 
are presented to show the effectiveness of the proposed 
modulation method and charge/discharge controller.  
 
REFERENCES 
[1] Xuan Liu, and Bin Su, “Microgrids — an integration of renewable 
energy technologies,” in Proc. IEEE China Intl. Conf. Electricity 
Distrib., 10-13 Dec. 2008, pp. 1-7.  
[2] A. G. Tsikalakis, and N. D. Hatziargyriou, “Centralized Control for 
Optimizing Microgrids Operation,” IEEE Trans. Energy Convers., vol. 
23, no. 1, pp. 241-248, Mar. 2008. 
[3] B. G. Rawn, P. W. Lehn, and M. Maggiore, “Control Methodology to 
Mitigate the Grid Impact of Wind Turbines,” IEEE Trans. Energy 
Convers., vol. 22, no. 2, pp. 431-438, June 2007. 
[4] J. Driesen, and R. Belmans, “Distributed generation: challenges and 
possible solutions,” in Proc. IEEE Power Eng. Soc. General Meeting, 
pp. 8, 2006.  
[5] Mary Black, and Goran Strbac, “Value of Bulk Energy Storage for 
Managing Wind Power Fluctuations,” IEEE Trans. Energy Convers., 
vol. 22, no. 1, pp. 197-205, Mar. 2007. 
[6] J. P. Barton, and D. G. Infield, “Energy storage and its use with 
intermittent renewable energy,” IEEE Trans. Energy Convers., vol. 19, 
no. 2, pp. 441- 448, June 2004. 
[7] X. Y. Wang, D. M. Vilathgamuwa, and S. S. Choi, “Determination of 
Battery Storage Capacity in Energy Buffer for Wind Farm,” IEEE 
Trans. Energy Convers., vol. 23, no. 3, pp. 868-878, Sept. 2008. 
[8] S. Teleke, M. E. Baran, S. Bhattacharya, and A. Q. Huang, “Optimal 
Control of Battery Energy Storage for Wind Farm Dispatching,” IEEE 
Trans. Energy Convers., Early Access, Aug. 2010. 
[9] B. R. Alamri, and A. R. Alamri, “Technical review of energy storage 
technologies when integrated with intermittent renewable energy,” in 
Proc. IEEE Sustainable Power Generation and Supply Conf., pp. 1-5, 
6-7 April  2009. 
[10] Zhang Guoju, Tang Xisheng, and Qi Zhiping, “Research on Battery 
Supercapacitor Hybrid Storage and its application in MicroGrid,” in 
Proc. IEEE Asia-Pacific Power and Energy Eng. Conf., Mar. 2010. 
[11] Li Wei, and G. Joos, “Comparison of Energy Storage System 
Technologies and Configurations in a Wind Farm,” in Proc. IEEE 
Power Electronics Specialists Conf., pp. 1280-1285, June 2007. 
[12] P. K. Goel, B. Singh, S. S. Murthy, and N. Kishore, “Autonomous 
hybrid system using SCIG for hydro power generation and variable 
speed PMSG for wind power generation,” in Proc. IEEE Power 
Electronics and Drive Systems Conf., pp.55-60, 2-5 Nov. 2009. 
[13] M. Singh, and A. Chandra, “Control of PMSG based variable speed 
wind-battery hybrid system in an isolated network,” in Proc. IEEE 
Power & Energy Soc. General Meeting, pp. 1-6, 26-30 July 2009.  
[14] A. L. Allegre, A. Bouscayrol, and R. Trigui, “Influence of control 
strategies on battery/supercapacitor hybrid Energy Storage Systems for 
traction applications,” in Proc. IEEE Vehicle Power and Propulsion 
Conf., pp. 213-220, Sept. 2009. 
[15] Jin Ke, Yang Mengxiong, Ruan Xinbo, and Xu Min, “Three-Level 
Bidirectional Converter for Fuel-Cell/Battery Hybrid Power System,” 
IEEE Trans. Ind. Electron., vol. 57, no. 6, pp. 1976-1986, June 2010. 
[16] L. Zhang, and S. J. Watkins, “Capacitor voltage balancing in multilevel 
flying capacitor inverters by rule-based switching pattern selection,” 
IET Trans. Electric Power Appl., vol.1, no.3, pp.339-347, May 2007. 
[17] B. R. Lin, and Chun-Hao Huang, “Implementation of a Three-Phase 
Capacitor-Clamped Active Power Filter Under Unbalanced Condition,” 
IEEE Trans. Ind. Electron., vol.53, no.5, pp.1621-1630, Oct. 2006. 
[18] Jing Huang, and K. A. Corzine, “Extended operation of flying capacitor 
multilevel inverters,” IEEE Trans. Power Electron., vol.21, no.1, pp. 
140- 147, Jan. 2006. 
[19] Gui-Jia Su, “Multilevel DC-link inverter,” IEEE Trans. Ind. Appl., 
vol.41, no.3, pp. 848- 854, May-June 2005. 
[20] K. Dae-Wook, L. Byoung-Kuk, J. H. Jeon, T. J. Kim, and D. S. Hyun, 
“A symmetric carrier technique of CRPWM for voltage balance method 
of flying-capacitor multilevel inverter,” IEEE Trans. Ind. Electron., 
vol.52, no.3, pp. 879- 888, June 2005. 
[21] K. Xiaomin, K. A. Corzine, and Y. L. Familiant, “A unique fault-
tolerant design for flying capacitor multilevel inverter,” IEEE Trans. 
Power Electron. vol.19, no.4, pp. 979- 987, July 2004. 
[22] D. W. Kang, W. K. Lee, and D. S. Hyun, “Carrier-rotation strategy for 
voltage balancing in flying capacitor multilevel inverter,” IEE Trans. 
Electric Power Appl., vol.151, no.2, pp. 239- 248, Mar 2004. 
[23] D. M. Vilathgamuwa, S. D. G. Jayasinghe, and U. K. Madawala, 
“Space Vector Modulated Cascade Multi-Level Inverter for PMSG 
Wind Generation Systems,” in Proc. IEEE Ind. Electron. Conf., pp. 
4636-4641, Nov. 2009. 
 
